OIPE JC14
JAN 20 2004
PATENT & TRADEMARK OFFICE

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 16, 2004.

Attorney for Applicant(s)

PATENT APPLICATION
Docket No.: JP920020067US1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):	Hideo Asano et al.	)
		)
Serial No.:	10/680,051	)
		) Group Art
Filing Date:	October 7, 2003	) Unit: 2652
		)
For:	MAGNETIC MEMORY AND METHOD FOR OPTIMIZING WRITE CURRENT A IN MAGNETIC MEMORY	)

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

This Information Disclosure Statement discloses information which has come to the attention of applicant and his attorneys and is being submitted so as to comply with the duty of disclosure set forth in 37 C.F.R. § 1.56. In accordance with 37 C.F.R. § 1.97(b), this Statement is being filed within three (3) months of the filing date of the above-identified application or before the mailing date of a first Action on the merits.

Neither applicant nor his attorneys make any representation that any information disclosed herein may be "prior art" within the meaning of that term under 35 U.S.C. §§ 102 or 103. Moreover, pursuant to 37 C.F.R. § 1.97, the filing of this Information Disclosure Statement

shall not be construed as a representation that a search has been made or as an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b).

In accordance with 37 C.F.R. § 1.98, this Information Disclosure Statement includes and is accompanied by:

1. A completed copy of Form PTO-1449 listing the patents, publications and other information being submitted for consideration; and
2. A legible copy of each patent, publication and other item of information in written form listed on the enclosed Form PTO-1449.

NON-ENGLISH INFORMATION

Pursuant to 37 C.F.R. § 1.98, following is a concise explanation of the relevance (as it is presently understood by the individual designated in 37 C.F.R. § 1.56(c) most knowledgeable about the content of the information), of each listed patent, publication or other information that is not in the English language.

Respectfully submitted,



Brian C. Kunzler
Reg. No. 38,527
Attorney for Applicant

Date: January 16, 2004

Brian C. Kunzler
10 West 100 South, Suite 450
Salt Lake City, Utah 84101
Telephone: 801/994-4646

OIPE JC14 JAN 20 2004 PATENT & TRADEMARK OFFICE

FORM PTO-1449 **LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT** (use several sheets if necessary)	SERIAL NO. 10/680,051	ATTORNEY DOCKET NO. JP920020067US1
	FILING DATE October 7, 2003	GROUP ART UNIT 2652
	APPLICANT(S): Hideo Asano et al.	

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS/ SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS/ SUBCLASS	TRANSLATION	
						YES	NO

NON-PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT (Including Author, Title, Source, and Pertinent Pages
	A1	R. Scheuerlein, W. Gallagher, S. Parkin, A. Lee, S, Ray, R Robertazzi, W. Reohr, "A 10ns Read and Write Non-Volatile Memory Array Using A Magnetic Tunnel Junction and FET Switch in each Cell," IEEE ISSCC Dig. Tech. Papers, 2000, pp. 128-129.
	A2	M. Durlam, P. Naji, M. DeHerrera, S, Tehrani, G. Kerszykowski, K, Kyler, "Nonvolatile RAM base on Magnetic Tunnel Junction Elements" , IEEE ISSCC Dig. Tech. Papers, 2000 pp 130-131.
	A3	Hurd, Kevin A., "A 600MHz 64b PA-RISC Microprocessor", IEEE ISSCC Dig. Tech. Papers, 2000 pp 94-95.

EXAMINER	**DATE CONSIDERED**

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).